Introduction
Issues of the local overheating and thermal management in the contemporary digital semiconducting circuits, serving as an element base for nowadays computers, represent the major impediment to the progress in this area 9 . Presently, computing information is processed by transmitting the electric pulses that trigger logic elements in a circuit involving semiconducting diodes and transistors. Such the elements, when subjected to electric signals, release Joule heat.
In large circuits, comprising ~10 6 -10 8 elements per chip, the total amount of the released heat is significant, hampering the whole computer's performance 10 . Today, as power supply for a supercomputer typically a small-sized power plant is needed. The overheating issue worsens when the clock frequency and the element density in the circuits increase. One promising solution to this long-standing problem obstructing the computing efficiency and speed is development of the Josephson-based electronics 9, [11] [12] [13] [14] , whose basic physical principles and functionality are quite different from its semiconducting transistor counterparts. Although in the both materials, semiconductors and superconductors, there is an energy gap in the quasiparticle excitation spectrum, the quantum coherence of the superfluid condensate of the latter envisages remarkable properties. The benefit is that the finite voltage state of the Josephson junction (JJ) is not related to energy dissipation, thus no Joule heat is released. The finite voltage across JJ results from the time-dependent change of the condensate's phase difference occurring without the energy dissipation. For such the reason, the energy dissipation does not impact the clock speed of the superconducting electronic circuits as it happens in its semiconducting counterparts. Since the superconducting wires and logic elements release much lower heat compared to their normal and semiconducting counterparts, energy efficiency of the computing process is improved by several orders of magnitude. Furthermore, the switching speed of the Josephson-based logic elements is much higher than the semiconducting devices 9, [11] [12] [13] [14] . Besides, recent progress in improving the cooling efficiency and thermal management 15 based on the newly discovered two-dimensional materials makes superconducting computing even more promising.
The superconducting and semiconducting electronics 9, [11] [12] [13] [14] are based on distinct physical principles. In particular, present superconducting circuits are typically designed using the Josephson junctions just with two terminals, and absence the superconducting transistor element imposes restrictions on the overall circuit's performance and also limits their capabilities. Therefore, on the path to creating the fully functional and efficient superconducting computer there remain important technical issues requiring further elaboration. One of the key problems is development the three-terminal Josephson transistor [1] [2] [3] [4] that would essentially simplify designing the whole superconducting electronics. In particular, the Josephson transistor, when available, would essentially diversify the schematics and improve the overall performance, since the digital logic based on the three-terminal Josephson transistors [1] [2] [3] [4] would benefit from diminishing the fan In SFT, one changes tilt either by adjusting I or out effect, noises and errors, hampering the performance of the currently available Josephson digital circuits 9, 14, 16, 17 . Another emerging problem is development the high-density, speedy, energy-efficient non-volatile and non-destructive superconducting computer memory. Presently known solutions either fail to function as non-volatile, non-destructive memory or they lack satisfactory energy efficiency, speed and stability. Existing computer memory is based on the semiconducting transistors consuming considerable energy and switching at limited speed that impairs its overall performance. Furthermore, when coupled with superconducting circuits, semiconductors become a source of noise and errors.
In this paper we consider a circuit model of the computer memory (see Fig. 1 ), whose elements are built using the pseudospin valve (PS) coupled with the three-terminal Josephson transistor (SFT), based on the hybrid superconductorferromagnetic multilayer [1] [2] [3] 18 . The model is elaborated using our previous experimental measurements and theoretical study of the PS [5] [6] [7] [8] and SFT structures [1] [2] [3] 18 . The experimental and theoretical data [1] [2] [3] [5] [6] [7] [8] 18 are reformulated here in terms of the equation-defined devices (EDD) comprising the PS/SFT memory cell (MC) circuit. We describe the physics of the invented devices, SFT and pseudospin valve in terms of small phenomenological models, as explained in Secs. 2-4. We will see that such the models (see Secs. 2-4) are more suitable to studying the practical applications in large circuits as the previous microscopic models 18, 30, 31 are too cumbersome and are good only for single devices. The aims of this work are as follows. (i) Introducing the compact models of SFT and pseudospin valve to improve the design capabilities of large superconducting circuits. (ii) Tailoring the smaller phenomenological models to matching the complex microscopic theory and the experimental data 18, 30, 31 that are impractical in the large circuit simulations. (iii) Simplifying the phenomenological models as much as possible to increase the speed and quality of large circuit simulations. The pseudospin valve (PS) functionality exploits the phenomenon of orthogonal spin transfer [5] [6] [7] [8] (OST), initialized by the sub-nanosecond pulses of the bias electric current altering the magnitude of pseudospin valve resistance PS R between the minimum R L and maximum R H . Such the PS switching is controlled using the non-equilibrium quasiparticle injection to suppressing the critical Josephson supercurrent in the superconductor-ferromagnetic transistor (SFT). Thus, the STF injector acts as the base electrode of transistor, while the two superconducting S layers of the SIS sub-junction correspond to emitter and collector. versus voltage V G (y-axis) and duration  (x-axis) mimicked by Eq. (25) . The estimated pulsed current (I) at the device is shown on the second y-axis. The red color marks the maximal (100%) switching probability whereas the dark blue color means the absence of switching events. Reproduced with permissions from AIP, Ref. 5 .
Circuit simulations allow finding the optimal parameters of the hybrid memory cell that ensure the best memory performance. The two PS states respectively characterized by R L and R H are associated with the logical units "0" and "1". Reading/writing the logical information is performed by applying a word pulse to the SFT's injector. On the one hand, the non-equilibrium quasiparticle injection suppresses the superconductivity in the acceptor SIS junction, thereby reducing the magnitude ca I of its critical supercurrent. Thus, by applying a word pulse to the SFT's injector, one switches the SIS acceptor into the resistive state. On the other hand, the SIS acceptor is coupled to the PS valve that is subjected to the bit pulses. When the word and bit pulses act simultaneously, the cumulative transport current becomes sufficiently strong to alter the PS valve state, forcing the free layer (FL) to change its polarization in respect to the in-plane polarized reference layer (RL) from parallel (P) to antiparallel (AP), or vise versa. Below we will see that the SIS switching from superconducting to resistive state (or vise versa) can be exploited to controlling the PS resistance.
Thus, a necessary condition for the reading/writing process to occur is that the word pulse coincides with the respective bit pulse acting on MC. Physically, a word pulse triggers the Josephson SIS sub-junction part of SFT to a finite voltage (resistive) state, causing the PS switching between the logical "0" and "1" states, manifesting the elementary read/write process. The whole switching dynamics of the PS/SFT memory cell depends on the non-equilibrium and non-stationary properties of the structural components. Other important factors determining the switching dynamics are the geometry and design of the memory circuit that must be elaborated and optimized to reduce parasitics, crosstalk, and noises along with improving the overal thermal management. The goal of this work is studying the non-stationary dynamics of the PS/SFT memory using WRSpice and QUCS simulators complemented by the Wolfram Mathematica and Matlab toolboxes. Below we perform numeric simulations the single PS/SFT memory cell and the larger computer memory circuits comprising twelve and thirty elements.
formulate and study the models of single PS and SFT elements shown in Figs. A1, A2 (see Appendix). In the next step, we integrate the two models to derive a model of MC. The functional model of MC is used then to subsequent development of larger MC-based memory circuits comprising 12 and 30 elements that are well suited for studying the basic functionality of the PS/SFT computer memory. Schematics of the PS and SFT blocks developed in either graphical or text form in the SPICE 21, 34 and QUCS [35] [36] [37] simulation environments 38, 39 , is converted to the system of linear or non-linear differential equations that effectively are the resultant of all the individual components in the circuit. In this way, every circuit component in the simulator is quoted as the compact model of the circuit. The simulations parameters are the coefficients of these set of equations. Mathematically, the equations are deduced from the nodal analysis and the software exploits numerical models of the equation systems to solve them focusing on the specified circuit analysis. Respective compact models are derived for every kind of the component analysis, either transient, DC, AC and temperature, aiming to be represented in a suitable form. Such the form is then used for circuit solutions in SPICE and QUCS 38, 39 . Below we describe how to formulate the model for SPICE and QUCS by including the defined nonlinear devices into the circuit and solving the system of equations in the circuit setup. We conduct the numerical analyses and find circuit solutions allowing understanding and implementing the device along with the other circuit components under arbitrary conditions that are discussed, without considering particular details of the simulation tools or coding methods.
SFT Josephson transistor
To accomplish the switching between logical states of the two-terminal PS valve, we complement it with a three-terminal superconducting-ferromagnetic transistor (SFT), whose electrical circuit diagram is shown in Fig. A1 (in Appendix). Namely, the two devices, PS and SFT, are combined into a hybrid electronic circuit comprising the computer memory cell, whose logical states are triggered using SFT introduced and studied in Refs. [1] [2] [3] [4] . The SFT device 1-4 is modeled as electronic circuit with non-linear elements in the form of analytical expressions for the electric current 
It is instructive to represents the Josephson supercurrent in another form as
where we have introduced the effective non-linear inductance
In the above formulas, the resistance R , the capacitance C , and the inductance J L of the SIS sub-junction (see Fig. 1 The electric current through the SIS sub-junction of SFT is described by the RCSJ model in terms of the second order differential equations for  . In the SIS, the system oscillates in a potential well, giving rise to sinusoidal current description given by equation (1  by merely changing the injector current. When applying enough bias current, the height of the potential well is decreased and the system rolls off to lower potential wells, losing energy due to dissipation. When I is small, the system can get into next potential well owing to the phase diffusion, meaning that the thermal activation is responsible for crossing the energy barrier by the particles 14 . The total electric current through SIS is 
12
. 
where the period T is defined by
Using that
we find,
For JJ with an arbitrary capacitance C, we solved Eq. (6) In the following sections, using the above formulated EDD model of SFT, we elaborate electronic circuits exploiting the Josephson transistor effect. Adding the SFT elements to the superconducting electronic circuits gives considerable benefits. First, the circuitry is greatly simplified; while many unwanted side effects are excluded. Second, a strong advantage of the SFT-based circuits is that they consume much lower energy and can function at much higher clock speed as compared to their semiconducting counterparts. Other alternatives to SFT have been considered earlier in Refs. [45] [46] [47] . According to our estimations 18 , the SFT design has better capabilities to controlling the other elements in the circuits when working to switch the pseudospin valves in the computer memory as discussed below. 
Hysteresis in the Josephson junctions
The electric current I between two superconductors separated by a weak link forming a
Josephson junction flows without dissipation until I reaches a critical current I c , at which a finite bias voltage appears. The I-V curve is described by the RCSJ model (Resistively and Capacitively Shunted Junction) 17 . In conventional SIS Josephson junctions, the hysteresis in the current-voltage characteristic is determined by the junction capacitance C when it is relatively large. Another mechanism of the hysteresis takes place in lateral SNS junctions, where the distance between the two superconducting electrodes results in a small capacitance, much lower than those in typical SIS junction. Then, an observable hysteresis occurs in lateral junctions owing to local heating in the N spacer, when their critical current is large: once the junction has switched to the resistive branch, it does not recover the superconducting state until the bias current is decreased to a significantly smaller retrapping current I r . Such the hysteresis was observed in superconducting constrictions and microbridges (see references, e.g., in Ref. 43 Coefficients of the RCSJ equations that correspond to certain magnitudes of the normal state resistance, capacitance, and critical supercurrent are selected by optimizing the circuit performance in the course of simulations.
Pseudo-spin valve (PS)
The pseudo-spin valve (PS), whose switching is induced by the orthohonal spin transfer 
where Sl is a finite slope, extracted from the experiment. The respective electric current   IV through the PS valve then is Positive/negative signal of the odd pulses shows reading "0/1", while the positive/negative signal of the even pulses corresponds to writing "0/1", provided the preceding state of PS is "0". To writing "0/1" provided the preceding state of PS is "1", one uses negative bit line pulses (lower graph). 
where
wd ,  sw , T wd are the PS switching parameters that are devised either using the experimental data [5] [6] [7] [8] or the PS valve microscopic modeling results 41, 42 . The PS switching 
The PS/SFT memory cell
Further in this work we elaborate the forth 01  and back 10  switching processes of the two-terminal PS characterized by two distinct magnitudes L R and H R of their resistance [5] [6] [7] [8] , comprising respectively the two logical states "0" and "1". We have developed model, describing switching dynamics of the PS valve, shown in Fig. 4 . The PS switching probability is characterized by a certain critical magnitude of the spin-polarized electron energy W c , transported across the device in the course of the orthogonal spin transfer process. Typical characteristic energies of the two devices, the PS valve and SFT differ by a few orders of magnitude: For the PS valve, the switching energy is I . Physical mechanism of the switching event is that the word pulses applied to SF 1 IF 2 S sub-junction, cause injection the non-equilibrium quasiparticles into the SIS acceptor, thereby changing its critical supercurrent ca I , as determined by the   ci II plot in Fig. A1 on inset. This brings SIS into the finite voltage state that also initializes change of the PS resistance PS R , provided that simultaneously a bit pulse is applied to PS. Otherwise, when the word and bit pulses do not coincide with each other, the state of PS remains unchanged.
Obtained information was utilized to develop schematics of the PS/SFT memory cell (MC) shown in Fig. 1 , whose electronic circuit is shown in Fig. A3 . The test circuit, involving the dc simulation, parameter sweep, ac simulation, and transient simulation, allows a detailed study the switching dynamics of the single PS/SFT memory cell. The PS valve is inserted into the Wheatstone bridge, allowing determining the current logical state that is either "0" or "1". Basic functionality of PS/SFT memory cell depends on a variety of factors involving not only the fundamental physical processes taking place in the OST and SFT subsystems, but also comprises design and geometry of the electronic circuit. The transient simulation results are given in the next Fig. 7 . One can analyze dynamics of the PS valve switching, reflecting the process of writing and reading the logical information in the PS/SFT memory cell. In the circuit on Fig. A3 , the word pulse is applied to the SFT base while the bit pulse biases the emitter-collector line, both governing the read/write logical operations. Such the operations involve a writing process by applying positive pulses for the writing and reading"0"  "1" while the negative pulses are used for the writing and reading "1""0". From the test results one can infer that the read/write process in the Fig. A3 computer memory circuit is non-destructive and non-volatile. An important issue that there is a mismatch between the Josephson and PS valve switching energies, which requires using of high magnitudes of I ca , of a low shunting capacitance and of low shunting resistance. A straightforward resolution of this issue is accomplished using SNS junctions instead of the SIS junctions. Further increase of the SFT switching power in the SFT geometry is achieved by using stacks of the SNS junctions instead of a single SIS sub-junction.
An efficient performance the single PS/SFT memory cell shown in Fig. A3 is accomplished using the following parameters. The bit and word line impedances both are 50 Positive/negative signal of the odd pulses are related to reading "0/1", while the positive/negative signal of the even pulses corresponds to writing "0/1", provided the preceding state of PS is "0". To exercise the process of writing "0/1" provided the preceding state of PS is "1", one should apply negative bit line pulses (lower graph) in Fig. 7 .
To characterize the memory cell further, we compute the Sparameter diagram used to define the signal-wave response of a multiport electrical element at a given frequency. Here, the S-parameter simulation poses as a small-signal AC simulation. It is used to characterize the passive RF component and find the small-signal characteristics of the memory cell at a specific bias. All nonlinear components are linearized and the linear circuit that results is analyzed as a multiport device. Each port is excited in sequence, a linear small-signal simulation is performed, and the response is measured at all ports in the circuit. That response is then converted into Sparameter data, which are in turn sent to the dataset. Respective S-parameter simulation diagrams for circuit Fig. A3 are shown in Fig. 8. 
Computer memory circuit
On the next step, the elaborated models of PS, SFT and MC are integrated into larger and more complex superconducting computer memory circuits. In particular, we modeled the switching dynamics of the computer memory based on the orthogonal spin transfer (OST) involving the pseudospin valves (PS) and the multilayered superconductor-ferromagnetic transistors (SFT) comprising 12 (see the computer memory circuit in Fig. A4 ) and 30 memory cell elements (not shown). The aim was to understand the basic criterion and establish requirements determining the stability of work and optimal switching parameters of the PS/SFT based computer memory. Simulation results for the memory comprising 12 elements are presented in Fig. 8 Furthermore, such the schematic is also evident from Fig. 9 where we show the respective S- parameter simulation circuit and the respective simulation results (Fig. 9) . Details of the switching dynamics, in the course of writing and reading the logical information in the MCbased computer memory, critically depend on the circuit parameters that are established based on the present simulations. In the circuit shown in Fig. A4 (see also Fig. A3 ), the word line electric signal pulses are applied to the SFT base of the cell while the bit line pulses are applied to the emitter-collector line, both governing the read/write operations in the PS/SFT computer memory circuit.
The memory circuit operations involve a reading/writing process by applying positive pulses for the writing and reading "0"  "1" and negative pulses for the writing and reading "1""0". From the simulation results shown in Fig. 7 it is evident that the read/write process in the memory circuit is non-destructive and non-volatile. The transient analyzes description of the PS/SFT computer memory switching dynamics, although being cumbersome, allows determining basic properties the PS/SFT memory circuit.
Read/write errors
The origin of errors in the PS/SFT superconductor-ferromagnetic computer memory in the course of reading/writing the logical information has been examined as follows. We utilized the computer-aided design (CAD) of the experimental PS/SFT elements to studying the mechanisms of reading/writing errors in the PS/SFT memory. The errors were intentionally generated by introducing of additional elements and/or by altering parameters the circuit. Particular model parameters depend on the MC geometry and are devised using basic physical principles of the SFT Josephson transistors and the orthogonal spin transfer pseudospin valves. The memory cell (MC) memory model is built by integrating the previously elaborated models of the pseudospin valves and the multilayered superconductor-ferromagnetic transistors (SFT), as was reported earlier. In this work, the sources of errors were studied in the MC-based circuits made of 12 ( Fig.  A4 ) and 30 MC elements (not shown). The goal was to find criteria and requirements to preventing the errors in the course of MC-based memory operation. This would increase the stability of work and facilitate setting the optimal switching parameters of the hybrid computer memory.
The quantitative measure of performance and functionality of the memory circuit is the bit-error rate (BER). Basically, there are several factors determining BER. Besides the noise, the errors also arise from the punchthrough effect, crosstalk, parasitic and the Josephson plasma oscillations, especially at higher frequencies. Schematics of the PS/SFT memory, whose individual MC elements are indicated by the purple ellipses in Fig. A4 (for simplicity we show just three MC elements), was given above. In order to mimic the parasitic effects affecting the performance of the memory circuit, we added capacitances C1, C2 and inductances L1-L3, whose values are changed for different simulation runs. In Fig. 10 Vt shown in Fig. 10 is measured by the probe Pr2 attached to the individual MC element as shown in Fig. A4 .
Dynamics of the reading/writing errors occurring during the OST/SFT cell switching depends on the circuit parameters that are devised based on the present simulations. The word pulses are applied to the SFT injector serving as the base of the Josephson transistor. For proper MC switching, they must coincide with the bit pulses acting in the emitter-collector lines, thereby the both type of pulses, when acting simultaneously, govern the read/write operations in the OST/SFT computer memory circuit. With intent to initialize errors, we set the word pulse period as being distinct for different memory cells in the same circuit. The reading/writing operations are performed using positive pulses for writing/reading "0"  "1" while the negative electrical pulses are implemented to writing/reading "1""0". One can see that the read/write process in the memory circuit is non-destructive and non-volatile, as is confirmed by the simulation results shown in Fig. 10 .
The available experimental data in conjunction with the theoretical modeling suggest that the readout/writing processes depend on the value of the spin-polarized electron energy W c , transferred through the OST pseudospin valve, when the bit pulse is applied. The magnitude of BER also depends on relationship between the critical energies for the OST device Boltzmann constant and  is the bandwidth. The JN current consists of the noise current generated inside the MC memory circuit at 4.2 K complemented by the room-temperature noise penetrating from the outside environment along the cables. The noise in a single JJ was examined in Ref. 44 , where the authors found that JJ emits a shot noise when the bias voltage V exceeds 1 mV, while the Johnson noise is generated when with V<1 mV. We calculated BER of the MC memory circuit in the course of the mixed-signal simulations. The noises are included by adding the respective random sources of current. Furthermore, we considered that the critical current is spread as to the magnitude of word pulses on the SFT base as presented in Fig. 11 
Conclusions
The above reported simulation results suggest that the hybrid computer memory is characterized by ultrafast switching (sub-ns) and low energy consumption per operation (sub-100 fJ) due to large initial spin-transfer torque from the perpendicular polarizer. Our model, describing the superconducting computer memory circuits, also allows studying the effect of noises, punchthrough effect, crosstalk, parasitic, etc. An advantage of the hybrid PS/SFT devices, serving as elements of the superconducting computing circuits, is that they are built of magnetic and nonmagnetic transition metals and therefore have low impedances (1-30  ). Therefore, the PS/SFTbased computer memory shows promise in the future's superconducting computers.
Main results of this work are summarized as follows. (i) Creating the small agile phenomenological models adequately capturing the physics of SFT and pseudospin valve making the design of large superconducting circuits possible. In particular we have developed the circuit model of the Josephson transistor. (ii) Proving that using the SFT and pseudospin valve devices adds a lot of remarkable capabilities to the superconducting electronics design. In particular, these proved that the three-terminal Josephson transistor can function as a key element of large circuits and can control other devices in the circuit. This ensures functionality and flawless performance of the computer memory based on the two-terminal pseudospin valve. As an example, we designed the circuit model demonstrating the writing/reading operations in the hybrid PS/SFT computer memory cell (MC) and in larger memory circuits. The model helps optimizing the performance and functionality of the memory circuit characterized by the bit-error rate (BER). (iii) We have examined the criteria and requirements determining the stability of work and switching parameters of the PS/SFT based computer memory. The circuits show remarkably low error rate and good tolerance in large circuit simulations. the logical states of the two-terminal PS valve. The two devices, PS and SFT, are combined into a hybrid electronic circuit comprising the computer memory cell, whose logical states are triggered using SFT introduced and studied in Refs. [1] [2] [3] [4] .
Detailed circuit parameters during modeling the single PS/SFT memory cell shown in Fig. A3 are given at the end of Sec. 6 in main text.
A4. The PS/SFT computer memory circuit comprising 12 cells.
Functional performance of larger computer memory circuit shown in Fig. A4 based on the SFTcontrolled pseudospin valves is studied during simulations described in Sec. 7 of main text, where one can find also the details of the circuit design. The individual memory circuit (MC) elements are indicated by the purple ellipses.
Using the developed approach, the elaborated models of PS, SFT and MC are integrated into larger and more complex circuits comprising SFT and PS elements. An important insight into the stability and tolerance of computer memory circuits is devised by mimicking the parasitic effects affecting the performance of the memory circuit. An example of such the test circuit comprising the PS/SFT memory is given in Fig. A5 , where for simplicity we show just three MC elements. Detailed circuit parameters and simulation details are given in main text. Fig. A5 . The PS/SFT computer memory circuit comprising 3 memory cell elements (MC1-MC3) based on the orthogonal spin transfer (OST) controlled by the tree-terminal Josephson SFT transistor. The structure of memory cells and respective sub-circuit schematics were explained in previous reports. The capacitances C1, C2 and inductances L1-L3, whose values are changed for different simulation runs, mimic the parasitic effects. Reading/writing the logical information is performed by applying the word pulses to the SFT base and bit pulse to the emitter-collector.
A5. PS/SFT memory circuit comprising 3 memory cell elements

